Features

- Supply Voltage up to 40V
- Operating Voltage V_S = 5V to 27V
- Typically 10 μA Supply Current During Sleep Mode
- Typically 40 µA Supply Current in Silent Mode
- Linear Low-drop Voltage Regulator:
 - Normal, Fail-safe, and Silent Mode
 - ATA6629: $V_{CC} = 3.3V \pm 2\%$
 - ATA6631: $V_{CC} = 5.0V \pm 2\%$
 - Sleep Mode: V_{CC} is Switched Off
- V_{CC} Undervoltage Detection with Reset Open Drain Output NRES (4 ms Reset Time)
- Voltage Regulator is Short-circuit and Over-temperature Protected
- LIN Physical Layer According to LIN 2.0, 2.1 and SAEJ2602-2
- Wake-up Capability via LIN Bus (90 µs Dominant)
- TXD Time-out Timer
- . Bus Pin is Overtemperature and Short-circuit Protected versus GND and Battery
- Advanced EMC and ESD Performance
- Fulfills the OEM "Hardware Requirements for LIN in Automotive Applications Rev.1.1"
- Interference and Damage Protection According to ISO7637
- Package: SO8

1. Description

ATA6629/ATA6631 is a fully integrated LIN transceiver, designed according to the LIN specification 2.0, 2.1 and SAEJ2602-2, with a low-drop voltage regulator (3.3V/5V/50 mA). The combination of voltage regulator and bus transceiver makes it possible to develop simple, but powerful, slave nodes in LIN Bus systems. ATA6629/ATA6631 is designed to handle the low-speed data communication in vehicles (for example, in convenience electronics). Improved slope control at the LIN driver ensures secure data communication up to 20 kBaud with an RC oscillator for the protocol handling. The bus output is designed to withstand high voltage. Sleep Mode (voltage regulator switched off) and Silent Mode (communication off; V_{CC} voltage on) guarantee minimized current consumption.



LIN Bus Transceiver with Integrated Voltage Regulator

ATA6629 ATA6631


www.DataSheet4U.com



9165B-AUTO-05/10



Figure 1-1. Block Diagram



2. Pin Configuration

Figure 2-1. Pinning SO8




Table 2-1. Pin Description

2

Pin	Symbol	Function
1	VS	Battery supply
2	EN	Enables Normal Mode if the input is high
3	GND	Ground, heat sink
4	LIN	LIN bus line input/output
www. 5 ataShe	eet4URXD	Receive data output
6	TXD	Transmit data input
7	NRES	Output undervoltage reset, low at reset
8	VCC	Output voltage regulator 3.3V/5V/50 mA

3. Functional Description

3.1 Physical Layer Compatibility

Since the LIN physical layer is independent from higher LIN layers (e.g., LIN protocol layer), all nodes with a LIN physical layer according to revision 2.x can be mixed with LIN physical layer nodes, which are according to older versions (i.e., LIN 1.0, LIN 1.1, LIN 1.2, LIN 1.3) without any restrictions.

3.2 Supply Pin (VS)

LIN operating voltage is $V_S = 5V$ to 27V. An undervoltage detection is implemented to disable transmission if V_S falls below 5V, in order to avoid false bus messages. After switching on V_S , the IC starts with the Fail-safe Mode and the voltage regulator is switched on (i.e., 3.3V/5V/50 mA).

The supply current in Sleep Mode is typically 10 μA and 40 μA in Silent Mode.

3.3 Ground Pin (GND)

The IC does not affect the LIN Bus in the event of GND disconnection. It is able to handle a ground shift up to 11.5% of V_S .

3.4 Voltage Regulator Output Pin (VCC)

The internal 3.3V/5V voltage regulator is capable of driving loads with up to 50 mA, supplying the microcontroller and other ICs on the PCB and is protected against overload by means of current limitation and overtemperature shut-down. Furthermore, the output voltage is monitored and will cause a reset signal at the NRES output pin if it drops below a defined threshold V_{thun} .

3.5 Undervoltage Reset Output (NRES)

If the V_{CC} voltage falls below the undervoltage detection threshold V_{thun} , NRES switches to low after tres_f (Figure 6-1 on page 14). Even if V_{CC} = 0V the NRES stays low, because it is internally driven from the V_S voltage. If V_S voltage ramps down, NRES stays low until V_S < 1.5V and then becomes highly resistant.

The implemented undervoltage delay keeps NRES low for $t_{Reset} = 4$ ms after V_{CC} reaches its nominal value.

3.6 Bus Pin (LIN)

A low-side driver with internal current limitation and thermal shutdown as well as an internal pull-up resistor according to LIN specification 2.x is implemented. The voltage range is from –27V to +40V. This pin exhibits no reverse current from the LIN bus to $V_{\rm S}$, even in the event of a GND shift or $V_{\rm Batt}$ disconnection. The LIN receiver thresholds are compatible with the LIN protocol specification.

The fall time (from recessive to dominant) and the rise time (from dominant to recessive) are slope controlled.





3.7 Input/Output (TXD)

In Normal Mode the TXD pin is the microcontroller interface to control the state of the LIN output. TXD must be pulled to ground in order to drive the LIN bus low. If TXD is high or unconnected (internal pull-up resistor), the LIN output transistor is turned off and the bus is in the recessive state. During Fail-safe Mode, this pin is used as output and is signalling the fail-safe source.

3.8 Dominant Time-out Function (TXD)

The TXD input has an internal pull-up resistor. An internal timer prevents the bus line from being driven permanently in the dominant state. If TXD is forced to low longer than $t_{DOM} > 27$ ms, the LIN bus driver is switched to the recessive state. Nevertheless, when switching to Sleep Mode, the actual level at the TXD pin is relevant.

To reactivate the LIN bus driver, switch TXD to high (> 10 μ s).

3.9 Output Pin (RXD)

This pin reports the state of the LIN bus to the microcontroller. LIN high (recessive state) is reported by a high level at RXD; LIN low (dominant state) is reported by a low level at RXD. The output has an internal pull-up resistor with typically 5 k Ω to V_{CC} . The AC characteristics are measured with an external load capacitor of 20 pF.

The output is short-circuit protected. In Unpowered Mode (that is, $V_S = 0V$), RXD is switched off.

3.10 Enable Input Pin (EN)

The Enable Input pin controls the operation mode of the device. If EN is high, the circuit is in Normal Mode, with transmission paths from TXD to LIN and from LIN to RXD both active. The VCC voltage regulator operates with 3.3V/5V/50 mA output capability.

If EN is switched to low while TXD is still high, the device is forced to Silent Mode. No data transmission is then possible, and the current consumption is reduced to I_{VS} typ. 40 μ A. The VCC regulator has its full functionality.

If EN is switched to low while TXD is low, the device is forced to Sleep Mode. No data transmission is possible, and the voltage regulator is switched off.

4. Mode of Operation

Figure 4-1. Mode of Operation




Table 4-1.Mode of Operation

Mode of Operation	Transceiver	V _{cc}	LIN
Fail safe	OFF	3.3V/5V	Recessive
Normal	ON	3.3V/5V	TXD depending
Silent	OFF	3.3V/5V Recessive	
Sleep	OFF	0V	Recessive



4.1 Normal Mode

This is the normal transmitting and receiving mode of the LIN Interface, in accordance with LIN specification 2.x. The V_{CC} voltage regulator operates with a 3.3V/5V output voltage, with a low tolerance of $\pm 2\%$ and a maximum output current of 50 mA.

If an undervoltage condition occurs, NRES is switched to low and the IC changes its state to Fail-safe Mode.

4.2 Silent Mode

A falling edge at EN while TXD is high switches the IC into Silent Mode. The TXD Signal has to be logic high during the Mode Select window (Figure 4-3 on page 7). The transmission path is disabled in Silent Mode. The overall supply current from V_{Batt} is a combination of the I_{VSsi} = 40 μ A plus the V_{CC} regulator output current I_{VCCs} .

Normal Mode

EN

Mode select window

NRES

VCC

Delay time silent mode

t_d_silent = maximum 20 µs

LIN

LIN switches directly to recessive mode

Figure 4-2. Switch to Silent Mode

The 3.3V/5V regulator with 2% tolerance can source up to 50 mA. In Silent Mode the internal slave termination between pin LIN and pin VS is disabled to minimize the current consumption in case pin LIN is short-circuited to GND. Only a weak pull-up current (typically 10 μ A) between pin LIN and pin VS is present. The Silent Mode can be activated independently from the current level on pin LIN.

www.DataSheet4U.com

If an undervoltage condition occurs, NRES is switched to low and the ATA6629/ATA6631 changes its state to Fail-safe Mode.

A voltage less than the LIN Pre-wake detection V_{LINL} at pin LIN activates the internal LIN receiver and starts the wake-up detection timer.

A falling edge at the LIN pin followed by a dominant bus level maintained for a certain time period (t_{bus}) and the following rising edge at pin LIN (see Figure 4-3 on page 7) results in a remote wake-up request which is only possible if TXD is high. The device switches from Silent Mode to Fail-safe Mode, then the internal LIN slave termination resistor is switched on. The remote wake-up request is indicated by a low level at pin RXD and TXD to interrupt the microcontroller (Figure 4-3 on page 7). EN high can be used to switch directly to Normal Mode.




Figure 4-3. LIN Wake-up Waveform Diagram from Silent Mode





4.3 Sleep Mode

A falling edge at EN while TXD is low switches the IC into Sleep Mode. The TXD Signal has to be logic low during the Mode Select window (Figure 4-5 on page 9).




Figure 4-4. Switch to Sleep Mode

In order to avoid any influence to the LIN-pin during switching into sleep mode it is possible to switch the EN up to 3.2 μ s earlier to Low than the TXD. Therefore, the best an easiest way are two falling edges at TXD and EN at the same time.

In Sleep Mode the transmission path is disabled. Supply current from V_{Batt} is typically $I_{VSsleep} = 10~\mu A$. The V_{CC} regulator is switched off; NRES and RXD are low. The internal slave termination between pin LIN and pin VS is disabled to minimize the current consumption in case pin LIN is short-circuited to GND. Only a weak pull-up current (typically 10 μA) between pin LIN and pin VS is present. The Sleep Mode can be activated independently from the current level on pin LIN.

A voltage less than the LIN Pre-wake detection V_{LINL} at pin LIN activates the internal LIN receiver and starts the wake-up detection timer.

A falling edge at the LIN pin followed by a dominant bus level maintained for a certain time period (t_{bus}) and a following rising edge at pin LIN results in a remote wake-up request. The device switches from Sleep Mode to Fail-safe Mode.

The V_{CC} regulator is activated, and the internal LIN slave termination resistor is switched on. The remote wake-up request is indicated by a low level at RXD and TXD to interrupt the microcontroller (Figure 4-5 on page 9).

EN high can be used to switch directly from Sleep/Silent to Fail-safe Mode. If EN is still high after VCC ramp up and undervoltage reset time, the IC switches to Normal Mode.




Figure 4-5. LIN Wake-up Diagram from Sleep Mode





4.4 Sleep or Silent Mode: Behavior at a Floating LIN-bus or a Short Circuited LIN to GND

In Sleep or in Silent Mode the device has a very low current consumption even during short-circuits or floating conditions on the bus. A floating bus can arise if the Master pull-up resistor is missing, e.g., if it is switched off when the LIN- Master is in sleep mode or even if the power supply of the Master node is switched off.

In order to minimize the current consumption I_{VS} in sleep or silent mode during voltage levels at the LIN-pin below the LIN pre-wake threshold, the receiver is activated only for a specific time tmon. If t_{mon} elapses while the voltage at the bus is lower than Pre-wake detection low (V_{LINL}) and higher than the LIN dominant level, the receiver is switched off again and the circuit changes back to sleep respectively Silent Mode. The current consumption is then the result of $I_{VSsleep}$ or $I_{VSsilent}$ plus $I_{LINwake}$. If a dominant state is reached on the bus no wake-up will occur. Even if the voltage rises above the Pre-wake detection high (V_{LINH}) , the IC will stay in sleep respectively silent mode (see Figure 4-6).

This means the LIN-bus must be above the Pre-wake detection threshold V_{LINH} for a few micro-seconds before a new LIN wake-up is possible.




Figure 4-6. Floating LIN-bus During Sleep or Silent Mode

www.DataSheet4U.com

If the ATA6629/ATA6631 is in Sleep or Silent Mode and the voltage level at the LIN-bus is in dominant state ($V_{LIN} < V_{BUSdom}$) for a time period exceeding t_{mon} (during a short circuit at LIN, for example), the IC switches back to Sleep Mode respectively Silent Mode. The V_S current consumption then consists of $I_{VSsleep}$ or $I_{VSsilent}$ plus $I_{LINWAKE}$. After a positive edge at pin LIN the IC switches directly to Fail-safe Mode (see Figure 4-7 on page 11).




Figure 4-7. Short Circuit to GND on the LIN bus During Sleep- or Silent Mode

4.5 Fail-safe Mode

The device automatically switches to Fail-safe Mode at system power-up. The voltage regulator is switched on ($V_{CC} = 3.3 \text{V}/5 \text{V}/2\%/50 \text{ mA}$) (see Figure 6-1 on page 14). The NRES output switches to low for $t_{res} = 4$ ms and gives a reset to the microcontroller. LIN communication is switched off. The IC stays in this mode until EN is switched to high. The IC then changes to Normal Mode. A power down of V_{Batt} ($V_S < VS_{th}$) during Silent or Sleep Mode switches the IC into Fail-safe Mode after power up. A low at NRES switches the IC into Fail-safe Mode directly. During Fail-safe Mode the TXD pin is an output and signals the fail-safe source.

The LIN SBC can operate in different Modes, like Normal, Silent or Sleep Mode. The functionality of these Modes is described in Table 4-2.

Table 4-2. TXD, RXD Depending from Operation Modes

Different Modes	TXD	RXD				
Fail-safe Mode	Signalling fail-safe sources (see Table 4-3)					
Normal Mode	Follows data	transmission				
Silent and Sleep Mode	High	High				



A wake-up event from either Silent or Sleep Mode will be signalled to the microcontroller using the two pins RXD and TXD. The coding is shown in Table 4-3.

A wake-up event will lead the IC to the Fail-safe Mode.

Table 4-3. Signalling Fail-safe Sources

Fail-safe Sources	TXD	RXD
LIN wake up (pin LIN)	Low	Low
VS _{th} (battery) undervoltage detection	High	Low


4.6 Unpowered Mode

If you connect battery voltage to the application circuit, the voltage at the VS pin increases according to the block capacitor (see Figure 6-1 on page 14). After VS is higher than the VS undervoltage threshold VS_{th} , the IC mode changes from Unpowered Mode to Fail-safe Mode. The VCC output voltage reaches its nominal value after t_{VCC} . This time, t_{VCC} , depends on the VCC capacitor and the load.

The NRES is low for the reset time delay t_{reset} . During this time, t_{reset} , no mode change is possible.

IF VS drops below VS_{th}, then the IC switches to Unpowered Mode. The behaviour of VCC, NRES and LIN is shown in Figure 4-8.

Figure 4-8. VCC versus VS for the VCC = 3.3V Regulator



5. Fail-safe Features


- During a short-circuit at LIN to V_{Battery}, the output limits the output current to I_{BUS_LIM}. Due to
 the power dissipation, the chip temperature exceeds T_{LINoff} and the LIN output is switched off.
 The chip cools down and after a hysteresis of T_{hys}, switches the output on again. RXD stays
 on high because LIN is high. During LIN overtemperature switch-off, the V_{CC} regulator is
 working independently.
- During a short-circuit from LIN to GND the IC can be switched into Sleep or Silent Mode and even in this case the current consumption is lower than 45 μA in Sleep Mode and lower than 80 μA in Silent Mode. If the short-circuit disappears, the IC starts with a remote wake-up.
- Sleep or Silent Mode: During a floating condition on the bus the IC switches back to Sleep Mode/Silent Mode automatically and thereby the current consumption is lower than $45~\mu\text{A}/80~\mu\text{A}$.
- The reverse current is < 2 μA at pin LIN during loss of V_{Batt}. This is optimal behavior for bus systems where some slave nodes are supplied from battery or ignition.
- During a short circuit at VCC, the output limits the output current to I_{VCClim}. Because of undervoltage, NRES switches to low and sends a reset to the microcontroller. The IC switches into Fail-safe Mode. If the chip temperature exceeds the value T_{VCCoff}, the V_{CC} output switches off. The chip cools down and after a hysteresis of T_{hys}, switches the output on again. Because of Fail-safe Mode, the V_{CC} voltage will switch on again although EN is switched off from the microcontroller. The microcontroller can then start with normal operation.
- Pin EN provides a pull-down resistor to force the transceiver into Recessive Mode if EN is disconnected.
- Pin RXD is set floating if V_{Batt} is disconnected.
- Pin TXD provides a pull-up resistor to force the transceiver into Recessive Mode if TXD is disconnected.
- If TXD is short-circuited to GND, it is possible to switch to Sleep Mode via ENABLE after t > tdom.





6. Voltage Regulator

Figure 6-1. V_{CC} Voltage Regulator: Ramp Up and Undervoltage




The voltage regulator needs an external capacitor for compensation and to smooth the disturbances from the microcontroller. It is recommended to use an electrolytic capacitor with $C > 1.8 \ \mu F$ and a ceramic capacitor with $C = 100 \ nF$. The values of these capacitors can be varied by the customer, depending on the application.

With this special SO8 package (fused lead frame to pin 3) an R_{thja} of 80 K/W is achieved. Therefore, it is recommended to connect pin 3 with a wide GND plate on the printed board to get a good heat sink.

The main power dissipation of the IC is created from the V_{CC} output current I_{VCC} , which is needed for the application.

Figure 6-2 shows the safe operating area of the ATA6629/ATA6631.

Figure 6-2. Power Dissipation: Save Operating Area versus V_{CC} Output Current and Supply Voltage V_S at Different Ambient Temperatures Due to $R_{thja} = 80 \text{ K/W}$



For programming purposes of the microcontroller, it is potentionally necessary to supply the V_{CC} output via an external power supply while the V_{S} Pin of the system basis chip is disconnected. This behavior is no problem for the system basis chip.





7. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameters	Symbol	Min.	Тур.	Max.	Unit
Supply voltage V _S	V _S	-0.3		+40	V
Pulse time \leq 500 ms $T_a = 25^{\circ}C$ Output current $I_{VCC} \leq$ 50 mA	V _S			+40	V
Pulse time \leq 2 min $T_a = 25^{\circ}C$ Output current $I_{VCC} \leq$ 50 mA	V _S			27	V
Logic pins (RxD, TxD, EN, NRES)		-0.3		+5.5	V
Output current NRES	I _{NRES}			+2	mA
LIN - DC voltage		-27		+40	V
V _{CC} - DC voltage		-0.3		+5.5	V
ESD according to IBEE LIN EMC Test specification 1.0 following IEC 61000-4-2 - Pin VS, LIN to GND		±6			KV
ESD HBM following STM5.1 with 1.5 kΩ/100 pF - Pin VS, LIN to GND		±6			KV
HBM ESD ANSI/ESD-STM5.1 JESD22-A114 AEC-Q100 (002)		±3			KV
CDM ESD STM 5.3.1		±750			V
Machine Model ESD AEC-Q100-RevF(003)		±200			V
Junction temperature	T _j	-40		+150	°C
Storage temperature	T _s	– 55		+150	°C

8. Thermal Characteristics

Parameters	Symbol	Min.	Тур.	Max.	Unit
Thermal resistance junction to ambient (free air)	R _{thja}			145	K/W
Special heat sink at GND (pin 3) on PCB	R _{thja}		80		K/W
Thermal shutdown of V _{CC} regulator	T _{VCCoff}	150	160	170	°C
Thermal shutdown of LIN output	T _{LINoff}	150	160	170	°C
Thermal shutdown hysteresis	T _{hys}		10		°C

9. Electrical Characteristics

 $5V < V_S < 27V, -40^{\circ}C < T_j < 150^{\circ}C;$ unless otherwise specified all values refer to GND pins.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
1	VS Pin					I	l .	l .	
1.1	Nominal DC voltage range		VS	V _S	5	13.5	27	V	Α
1.2	Supply current in Sleep	Sleep Mode $V_{LIN} > V_S - 0.5V$ $V_S < 14V$	VS	I _{VSsleep}	3	10	14	μΑ	А
1.2	Mode	Sleep Mode, $V_{LIN} = 0V$ Bus shorted to GND $V_S < 14V$	VS	I _{VSsleep_short}	6	17	30	μΑ	А
		Bus recessive $V_S < 14V (T_j = 25^{\circ}C)$ Without load at VCC	VS	I _{VSsi}	20	35	45	μΑ	А
1.3	Supply current in Silent Mode	Bus recessive $V_S < 14V (T_j = 125^{\circ}C)$ Without load at VCC	VS	I _{VSsi}	25	40	50	μΑ	А
		Silent Mode V _S < 14V Bus shorted to GND Without load at VCC	VS	I _{VSsi_short}	25	50	80	μА	А
1.4	Supply current in Normal Mode	Bus recessive V _S < 14V Without load at VCC	VS	I _{VSrec}	0.3		0.8	mA	А
1.5	Supply current in Normal Mode	Bus dominant $V_S < 14V$ V_{CC} load current 50 mA	VS	I _{VSdom}	50		53	mA	А
1.6	Supply current in Fail-safe Mode	Bus recessive V _S < 14V Without load at VCC	VS	I _{VSfail}	0.35		0.53	mA	А
1.7	VS undervoltage	Switch to Unpowered Mode	VS	V_{SthU}	4	4.2	4.4	V	Α
1.7	threshold	Switch to Fail-safe Mode	VS	V_{SthF}	4.3	4.5	4.9	V	Α
1.8	VS undervoltage hysteresis		VS	V _{Sth_hys}		0.3		V	Α
2	RXD Output Pin								
2.1	Low level output sink current	Normal Mode $V_{LIN} = 0V$, $V_{RXD} = 0.4V$	RXD	I _{RXD}	1.3	2.5	8	mA	А
2.2	Low level output voltage	I _{RXD} = 1 mA	RXD	V_{RXDL}			0.4	V	Α
2.3	Internal resistor to V _{CC}		RXD	R _{RXD}	3	5	7	kΩ	Α
3	TXD Input/Output Pin								
3.1	Low level voltage input		TXD	V _{TXDL}	-0.3		+0.8	V	Α
3.2 www.Da	High level voltage input		TXD	V _{TXDH}	2		V _{CC} + 0.3V	V	А
3.3	Pull-up resistor	$V_{TXD} = 0V$	TXD	R _{TXD}	125	250	400	kΩ	Α
3.4	High level leakage current	$V_{TXD} = V_{CC}$	TXD	I _{TXD}	-3		+3	μΑ	А

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter





 $5V < V_S < 27V, -40^{\circ}C < T_j < 150^{\circ}C;$ unless otherwise specified all values refer to GND pins.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
3.5	Low level output sink current at local wake-up request	Fail-safe Mode $V_{LIN} = V_{S}$ $V_{WAKE} = 0V$ $V_{TXD} = 0.4V$	TXD	I _{TXDwake}	2	2.5	8	mA	А
4	EN Input Pin								
4.1	Low level voltage input		EN	V_{ENL}	-0.3		+0.8	V	Α
4.2	High level voltage input		EN	V _{ENH}	2		V _{CC} + 0.3V	V	А
4.3	Pull-down resistor	V _{EN} = VCC	EN	R _{EN}	50	125	200	kΩ	Α
4.4	Low level input current	V _{EN} = 0V	EN	I _{EN}	-3		+3	μΑ	Α
5	NRES Open Drain Outp	ut Pin							
5.1	Low level output voltage	$V_S \ge 5.5V$ $I_{NRES} = 1 \text{ mA}$	NRES	V _{NRESL}			0.14	V	А
5.2	Low level output low	10 kΩto 5V V _{CC} = 0V	NRES	V _{NRESLL}			0.2	V	А
5.3	Undervoltage reset time	$V_{VS} \ge 5.5V$ $C_{NRES} = 20 \text{ pF}$	NRES	t _{Reset}	2	4	6	ms	А
5.4	Reset debounce time for falling edge	$V_{VS} \ge 5.5V$ $C_{NRES} = 20 \text{ pF}$	NRES	t _{res_f}	1.5		10	μs	Α
6	VCC Voltage Regulator	ATA6629			1	I	1	I.	
6.1	Output voltage V _{CC}	4V < VS < 18V (0 mA to 50 mA)	VCC	VCC _{nor}	3.234		3.366	V	А
6.2	Output voltage V _{CC} at low V _S	3V < VS < 4V	VCC	VCC _{low}	V _{VS} - V _{Drop}		3.366	V	А
6.3	Regulator drop voltage	$VS > 3V$, $I_{VCC} = -15 \text{ mA}$	VCC	V_{D1}			200	mV	Α
6.4	Regulator drop voltage	$VS > 3V$, $I_{VCC} = -50 \text{ mA}$	VCC	V_{D2}		500	700	mV	Α
6.5	Line regulation maximum	4V < VS < 18V	VCC	VCC _{line}		0.1	0.2	%	А
6.6	Load regulation maximum	5 mA < I _{VCC} < 50 mA	VCC	VCC _{load}		0.1	0.5	%	А
6.7	Power supply ripple rejection	10 Hz to 100 kHz C_{VCC} = 10 μ F VS = 14V, I_{VCC} = -15 mA			50			dB	D
6.8	Output current limitation	VS > 4V	VCC	I _{VCCs}	-240	-160	-85	mA	Α
6.9	Load capacity	0.2Ω < ESR < 5Ω at 100 kHz	vcc	C _{load}	1.8	10		μF	D
6.10	VCC undervoltage threshold	Referred to VCC VS > 4V	vcc	V_{thunN}	2.8		3.2	V	Α
6.11	Hysteresis of undervoltage threshold	Referred to VCC VS > 4V	VCC	Vhys _{thun}		150		mV	А
6.12	Ramp up time VS > 4V to VCC = 3.3V	C_{VCC} = 2.2 μ F I_{load} = -5 mA at VCC	vcc	t _{VCC}		320	500	μs	Α
7	VCC Voltage Regulator		+		+	+	+		

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

 $5V < V_S < 27V$, $-40^{\circ}C < T_i < 150^{\circ}C$; unless otherwise specified all values refer to GND pins.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
7.1	Output voltage V _{CC}	5.5V < VS < 18V (0 mA to 50 mA)	VCC	VCC _{nor}	4.9		5.1	V	А
7.2	Output voltage V _{CC} at low V _S	4V < VS < 5.5V	VCC	VCC _{low}	V _{VS} – V _D		5.1	V	А
7.3	Regulator drop voltage	$VS > 4V$, $I_{VCC} = -20 \text{ mA}$	VCC	V _{D1}			250	mV	Α
7.4	Regulator drop voltage	$VS > 4V$, $I_{VCC} = -50 \text{ mA}$	VCC	V_{D2}		400	600	mV	Α
7.5	Regulator drop voltage	$VS > 3.3V$, $I_{VCC} = -15 \text{ mA}$	VCC	V _{D3}			200	mV	Α
7.6	Line regulation maximum	5.5V < VS < 18V	VCC	VCC _{line}		0.1	0.2	%	А
7.7	Load regulation maximum	5 mA < I _{VCC} < 50 mA	VCC	VCC _{load}		0.1	0.5	%	А
7.8	Power supply ripple rejection	10 Hz to 100 kHz C_{VCC} = 10 μF VS = 14V, I_{VCC} = -15 mA			50			dB	D
7.9	Output current limitation	VS > 5.5V	VCC	I _{VCCs}	-240	-160	-85	mA	Α
7.10	Load capacity	0.2Ω < ESR < 5Ω at 100 kHz	VCC	C _{load}	1.8	10		μF	D
7.11	VCC undervoltage threshold	Referred to VCC VS > 5.5V	VCC	V_{thunN}	4.2		4.8	V	А
7.12	Hysteresis of undervoltage threshold	Referred to VCC VS > 5.5V	VCC	Vhys _{thun}		250		mV	А
7.13	Ramp up time VS > 5.5V to VCC = 5V	C_{VCC} = 2.2 µF I_{load} = -5 mA at VCC	vcc	T _{VCC}		320	500	μs	А
8	nF, 660 Ω characterized	Ω; Load 2 (Large): 10 nF, 50							
8.1	Driver recessive output voltage	Load1/Load2	LIN	V _{BUSrec}	$0.9 \times V_S$		Vs	V	А
8.2	Driver dominant voltage	$V_{VS} = 7V$ $R_{load} = 500\Omega$	LIN	V_LoSUP			1.2	V	А
8.3	Driver dominant voltage	$V_{VS} = 18V$ $R_{load} = 500\Omega$	LIN	V_HiSUP			2	V	А
8.4	Driver dominant voltage	$V_{VS} = 7V$ $R_{load} = 1000\Omega$	LIN	V_LoSUP_1k	0.6			V	А
8.5	Driver dominant voltage	$V_{VS} = 18V$ $R_{load} = 1000\Omega$	LIN	V_HiSUP_1k	0.8			V	А
8.6	Pull-up resistor to V _S	The serial diode is mandatory	LIN	R _{LIN}	20	30	47	kΩ	А
	Valtage drap at the social	In pull-up path with R _{slave}		.,	0.4		1.0		1
8.7 ww.D	Voltage drop at the serial diodes 4U.com	I _{SerDiode} = 10 mA	LIN	V _{SerDiode}	0.4		1.0	V	D

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter





 $5V < V_S < 27V, -40^{\circ}C < T_j < 150^{\circ}C;$ unless otherwise specified all values refer to GND pins.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
8.9	Input leakage current at the receiver including pull-up resistor as specified	Input Leakage current Driver off V _{BUS} = 0V V _{Batt} = 12V	LIN	I _{BUS_PAS_dom}	-1	-0.35		mA	А
8.10	Leakage current LIN recessive		LIN	I _{BUS_PAS_rec}		10	20	μΑ	А
8.11	Leakage current when control unit disconnected from ground. Loss of local ground must not affect communication in the residual network	$GND_{Device} = V_S$ $V_{Batt} = 12V$ $0V < V_{BUS} < 18V$	LIN	I _{BUS_NO_gnd}	-10	+0.5	+10	μΑ	A
8.12	Leakage current at disconnected battery. Node has to sustain the current that can flow under this condition. Bus must remain operational under this condition.	V _{Batt} disconnected V _{SUP_Device} = GND 0V < V _{BUS} < 18V	LIN	I _{BUS_NO_bat}		0.1	2	μΑ	А
8.13	Capacitance on pin LIN to GND		LIN	C _{LIN}			20	pF	D
9	LIN Bus Receiver				11	ı.	'		1
9.1	Center of receiver threshold	$V_{BUS_CNT} = (V_{th_dom} + V_{th_rec})/2$	LIN	V _{BUS_CNT}	0.475 × V _S	0.5 × V _S	0.525 × V _S	V	Α
9.2	Receiver dominant state	$V_{EN} = 5V$	LIN	V _{BUSdom}	-27		$0.4 \times V_S$	V	Α
9.3	Receiver recessive state	$V_{EN} = 5V$	LIN	V _{BUSrec}	$0.6 \times V_S$		40	V	Α
9.4	Receiver input hysteresis	$V_{\text{hys}} = V_{\text{th_rec}} - V_{\text{th_dom}}$	LIN	V _{BUShys}	0.028 × V _S	0.1 x V _S	0.175 × V _S	V	Α
9.5	Pre-wake detection LIN High level input voltage		LIN	V _{LINH}	V _S – 2V		V _S + 0.3V	V	А
9.6	Pre-wake detection LIN Low level input voltage	Activates the LIN receiver	LIN	V _{LINL}	-27		V _S – 3.3V	V	А
10	Internal Timers								
10.1	Dominant time for wake-up via LIN bus	V _{LIN} = 0V	LIN	t _{bus}	30	90	150	μs	А
10.2	Time delay for mode change from Fail-safe into Normal Mode via pin EN	V _{EN} = 5V	EN	t _{norm}	5	15	20	μs	А
www.Da	Time delay for mode change from Normal Mode to Sleep Mode via pin EN	V _{EN} = 0V	EN	t _{sleep}	2	7	15	μs	А

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

 $5V < V_S < 27V, -40^{\circ}C < T_j < 150^{\circ}C;$ unless otherwise specified all values refer to GND pins.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
10.4	TXD dominant time out time	$V_{TXD} = 0V$	TXD	t _{dom}	27	55	70	ms	Α
10.5	Monitoring time for wake-up over LIN bus		LIN	t _{mon}	6	10	15	ms	Α
10.6	Time delay for mode change from Silent Mode into Normal Mode via EN	V _{EN} = 5V	EN	t _{s_n}	5	15	40	μs	A
10.7	Duty cycle 1	$\begin{aligned} & TH_{Rec(max)} = 0.744 \times V_S \\ & TH_{Dom(max)} = 0.581 \times V_S \\ & V_S = 7.0V \text{ to } 18V \\ & t_{Bit} = 50 \mu s \\ & D1 = t_{bus_rec(min)}/(2 \times t_{Bit}) \end{aligned}$	LIN	D1	0.396				Α
10.8	Duty cycle 2	$\begin{aligned} & TH_{Rec(min)} = 0.422 \times V_S \\ & TH_{Dom(min)} = 0.284 \times V_S \\ & V_S = 7.6V \text{ to } 18V \\ & t_{Bit} = 50 \mu s \\ & D2 = t_{bus_rec(max)} / (2 \times t_{Bit}) \end{aligned}$	LIN	D2			0.581		А
10.9	Duty cycle 3	$\begin{aligned} & TH_{Rec(max)} = 0.778 \times V_S \\ & TH_{Dom(max)} = 0.616 \times V_S \\ & V_S = 7.0V \text{ to } 18V \\ & t_{Bit} = 96 \mu s \\ & D3 = t_{bus_rec(min)} / (2 \times t_{Bit}) \end{aligned}$	LIN	D3	0.417				Α
10.10	Duty cycle 4	$\begin{aligned} & TH_{Rec(min)} = 0.389 \times \text{V}_S \\ & TH_{Dom(min)} = 0.251 \times \text{V}_S \\ & V_S = 7.6 \text{V to 18V} \\ & t_{Bit} = 96 \ \mu\text{s} \\ & D4 = t_{bus_rec(max)} / (2 \times t_{Bit}) \end{aligned}$	LIN	D4			0.590		А
10.11	Slope time falling and rising edge at LIN	V _S = 7.0V to 18V	LIN	t _{SLOPE_fall} t _{SLOPE_rise}	3.5		22.5	μs	Α
11	Receiver Electrical AC Parameters of the LIN Physical Layer LIN Receiver, RXD Load Conditions: Internal Pull-up; C _{RXD} = 20 pF								
11.1	Propagation delay of receiver Figure 9-1	$V_S = 7.0V \text{ to } 18V$ $t_{rx_pd} = max(t_{rx_pdr}, t_{rx_pdf})$	RXD	t _{rx_pd}			6	μs	Α
11.2	Symmetry of receiver propagation delay rising edge minus falling edge	$V_S = 7.0V \text{ to } 18V$ $t_{rx_sym} = t_{rx_pdr} - t_{rx_pdf}$	RXD	t _{rx_sym}	-2		+2	μs	А

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter





Figure 9-1. Definition of Bus Timing Characteristics





Figure 9-2. Application Circuit








10. Ordering Information


Extended Type Number	Package	Remarks
ATA6629-TAPY	SO8	3.3V LIN system basis chip, Pb-free, 1k, taped and reeled
ATA6631-TAPY	SO8	5V LIN system basis chip, Pb-free, 1k, taped and reeled
ATA6629-TAQY	SO8	3.3V LIN system basis chip, Pb-free, 4k, taped and reeled
ATA6631-TAQY	SO8	5V LIN system basis chip, Pb-free, 4k, taped and reeled


11. Package Information

Package: SO 8

Dimensions in mm









technical drawings according to DIN specifications

Drawing-No.: 6.541-5031.01-4

Issue: 1; 15.08.06

12. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

Revision No.	History
9165B-AUTO-05/10	 Features on page 1 changed Text under heading 3.3 changed Text under heading 4.2 changed Abs.Max.Rat.Table -> Values in row "ESD HBM following" changed El.Char.Table -> rows changed: 1.2, 1.3, 5.1, 5.2, 6.5, 6.6, 6.7, 6.8, 6.12, 7.6, 7.7, 7.8, 7.9, 7.13
	• El.Char.Table -> row 8.13 added





Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

JSA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia

Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong

Tel: (852) 2245-6100

Fax: (852) 2722-1369

Atmel Europe

Le Krebs 8, Rue Jean-Pierre Timbaud

BP 309 78054

Saint-Quentin-en-Yvelines Cedex

France

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11 Atmel Japan

9F, Tonetsu Shinkawa Bldg.

1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033

Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site

www.atmel.com

Technical Support

auto_lin@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2010 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.